

USER MANUAL

EPIA-P910

Pico-ITX embedded board

Copyright

Copyright © 2012 VIA Technologies Incorporated. All rights reserved.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies, Incorporated.

Trademarks

All trademarks are the property of their respective holders.

Disclaimer

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided in this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

VIA Technologies, Inc. reserves the right to make changes to the products described in this manual at any time without prior notice.

Regulatory Compliance

FCC-A Radio Frequency Interference Statement

This equipment has been tested and found to comply with the limits for a class A digital device, pursuant to part 15 of the FCC rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference, in which case the user will be required to correct the interference at his personal expense.

Notice 1

The changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

Notice 2

Shielded interface cables and A.C. power cord, if any, must be used in order to comply with the emission limits.



Tested To Comply
With FCC Standards
FOR HOME OR OFFICE USE

Battery Recycling and Disposal

- ☐ Only use the appropriate battery specified for this product.
- ☐ Do not re-use, recharge, or reheat an old battery.
- ☐ Do not attempt to force open the battery.
- ☐ Do not discard used batteries with regular trash.
- ☐ Discard used batteries according to local regulations.



Safety Precautions

- ☐ Always read the safety instructions carefully.
- ☐ Keep this User's Manual for future reference.
- ☐ All cautions and warnings on the equipment should be noted.
- ☐ Keep this equipment away from humidity.
- ☐ Lay this equipment on a reliable flat surface before setting it up.
- ☐ Make sure the voltage of the power source and adjust properly 110/220V before connecting the equipment to the power inlet.
- ☐ Place the power cord in such a way that people cannot step on it.
- ☐ Always unplug the power cord before inserting any add-on card or module.
- ☐ If any of the following situations arises, get the equipment checked by authorized service personnel:
 - The power cord or plug is damaged.
 - Liquid has penetrated into the equipment.
 - The equipment has been exposed to moisture.
 - The equipment has not worked well or you cannot get it work according to User's Manual.
 - The equipment has dropped and damaged.
 - The equipment has obvious sign of breakage.
- ☐ Do not leave this equipment in an environment unconditioned or in a storage temperature above 60°C (140°F). The equipment may be damaged.
- ☐ Do not leave this equipment in direct sunlight.
- ☐ Never pour any liquid into the opening. Liquid can cause damage or electrical shock.
- ☐ Do not place anything over the power cord.
- ☐ Do not cover the ventilation holes. The openings on the enclosure protect the equipment from overheating

Box Contents and Ordering Information

EPIA-P910-10Q

- ☐ 1 x EPIA-P910 embedded board (QuadCore 1.0+ GHz NanoBGA2)
- ☐ 1 x SATA data cable
- ☐ 1 x SATA power cable
- ☐ 1 x DC-in cable

Table of Contents

1. Product Overview	1
1.1. Key Features and Benefits	2
1.1.1. VIA QuadCore Processor	2
1.1.2. VIA VX11H MSP Chipset	2
1.1.3. Expansion Option	2
1.2. Product Specifications	4
1.3. Layout Diagram	7
1.4. Product Dimensions	9
1.5. Height Distribution	10
2. I/O Interface	11
2.1. External I/O Ports	11
2.1.1. LAN port: Gigabit Ethernet	12
2.1.2. USB 3.0 Port	13
2.1.3. Mini HDMI® Port	14
2.1.4. VGA Port	15
2.2. Onboard Connectors	16
2.2.1. LVDS Connector	16
2.2.2. SATA Connectors	18
2.2.3. SATA Power Connector	19
2.2.4. KB/MS/LPC/GPIO/SMBus Combination Pin Header	20
2.2.5. Audio + USB 2.0 + Front Panel Combination Pin Header	22
2.2.6. System/CPU Fan Connector	24
2.2.7. DC-In Power Connector	25
2.2.8. CMOS Battery Connector	26
2.2.9. SPI Flash Connector	27
3. Jumpers	29
3.1. Clear CMOS Jumper	29
3.2. Backlight Power Select Jumper	31

3.3.	Panel Power Control Jumper	32
4.	Expansion Slots	33
4.1.	High Speed Extension Slot	33
4.2.	DDR3 SODIMM Memory Slot.....	36
4.2.1.	Installing a Memory Module	37
4.2.2.	Removing a Memory Module.....	39
5.	Hardware Installation	41
5.1.	Installing the P910-A Companion Card (optional)	41
5.2.	Installing the P910-B Expansion Card (optional).....	42
5.3.	Installing into a Chassis.....	43
5.3.1.	Suggested minimum chassis dimensions	43
5.3.2.	Suggested minimum chassis height.....	44
5.3.3.	Suggested keepout areas	45
6.	BIOS Setup Utility	47
6.1.	Entering the BIOS Setup Utility.....	47
6.2.	Control Keys.....	47
6.3.	Getting Help.....	48
6.4.	System Overview.....	49
6.4.1.	BIOS Information	49
6.4.2.	Memory Information	49
6.4.3.	System Language	49
6.4.4.	System Date.....	50
6.4.5.	System Time	50
6.5.	Advanced Settings	51
6.5.1.	ACPI Settings.....	52
6.5.2.	S5 RTC Wake Settings.....	53
6.5.3.	CPU Configuration	54
6.5.4.	SATA Configuration.....	55
6.5.5.	PC Health Status.....	56
6.5.6.	Clock Generator Configuration.....	57

6.5.7.	OnBoard Device Configuration.....	58
6.6.	Chipset Settings.....	60
6.6.1.	DRAM Configuration	61
6.6.2.	Video Configuration	64
6.6.3.	PMU_ACPI Configuration	66
6.6.4.	SDIO_CR Configuration.....	68
6.6.5.	Others Configuration.....	70
6.7.	Boot Settings	71
6.7.1.	Boot Configuration.....	71
6.7.2.	Boot Option Priorities	72
6.8.	Save & Exit	73
6.8.1.	Save Changes and Exit.....	73
6.8.2.	Discard Changes and Exit.....	73
6.8.3.	Save Changes and Reset.....	73
6.8.4.	Discard Changes and Reset.....	74
6.8.5.	Save Options.....	74
6.8.6.	Save Changes	74
6.8.7.	Discard Changes.....	74
6.8.8.	Restore Defaults	74
7.	Driver Installation.....	75
7.1.	Microsoft Driver Support.....	75
7.2.	Linux Driver Support.....	75
Appendix A.	Power Consumption Report.....	77
A.1.	EPIA-P910-10Q	77
A.1.1.	Burn-in 3DMark06, 1280 x 1024 (Demo mode) Quad Core 1.0+GHz [Enable PMON].....	78
A.1.2.	Burn-in 3DMark06, 1280 x 1024 (Demo mode) Quad Core 1.0+GHz [Disable PMON]	78
A.1.3.	PassMark Burn-in (CPU usage = 100%) Quad Core 1.0+GHz [Enable PMON]	78

A.1.4. PassMark Burn-in (CPU usage = 100%) Quad Core 1.0+GHz
[Disable PMON] 78

A.1.5. Power DVD 10.0 to Player H.264 1080P Movie Quad Core 1.0+GHz
[Enable PMON] Enable H/W Acceleration..... 79

A.1.6. Power DVD 10.0 to Player H.264 1080P Movie Quad Core 1.0+GHz
[Disable PMON] Enable H/W Acceleration..... 79

A.1.7. Power DVD 10.0 to Player MPEG2 1080P Movie Quad Core 1.0+GHz
[Enable PMON] Enable H/W Acceleration..... 79

A.1.8. Power DVD 10.0 to Player MPEG2 1080P Movie Quad Core 1.0+GHz
[Disable PMON] Enable H/W Acceleration..... 80

A.1.9. Idle at Windows 7 x64 Quad Core 1.0+GHz [Enable PMON] 80

A.1.10. Idle at Windows 7 x64 Quad Core 1.0+GHz [Disable PMON].... 80

A.1.11. Suspend S1 Quad Core 1.0+GHz [Enable PMON]..... 81

A.1.12. Suspend S1 Quad Core 1.0+GHz [Disable PMON] 81

Appendix B. Pin Header and Connector Vendor Lists..... 83

B.1. EPIA-P910 Mainboard 83

Lists of Figures

Figure 1: Layout diagram of the EPIA-P910 mainboard (top and bottom view)	7
Figure 2: Mounting holes and dimensions of the EPIA-P910	9
Figure 3: Height distribution of the EPIA-P910 mainboard	10
Figure 4: External I/O ports	11
Figure 5: Gigabit Ethernet port pinout diagram	12
Figure 6: USB 3.0 port pinout diagram	13
Figure 7: Mini HDMI® port pinout diagram	14
Figure 8: VGA port pinout diagram	15
Figure 9: LVDS connector	16
Figure 10: SATA connectors	18
Figure 11: SATA power connector	19
Figure 12: KB/MS/LPC/GPIO/ SMBus combination pin header	20
Figure 13: Audio + USB + Front panel combination pin header	22
Figure 14: System/CPU fan connector	24
Figure 15: DC-In power connector	25
Figure 16: CMOS battery connector	26
Figure 17: SPI connector	27
Figure 18: CLEAR CMOS jumper	29
Figure 19: Backlight power select jumper	31
Figure 20: Panel Power Control jumper	32
Figure 21: High Speed Extension Slot	33
Figure 22: DDR3 SODIMM memory slot	36
Figure 23: Inserting the memory module	37
Figure 24: Locking the memory module	37
Figure 25: Installing memory thermal pad	38
Figure 26: Disengaging the SODIMM locking clips	39
Figure 27: Removing the memory module	39
Figure 28: Connecting P910-A companion card	41
Figure 29: Installing the P910-B expansion card	42
Figure 30: Suggested minimum chassis dimensions	43
Figure 31: Suggested minimum internal chassis ceiling height	44

Figure 32: Suggested keepout areas 45

Figure 33: Illustration of the Main menu screen..... 49

Figure 34: Illustration of the Advanced Settings screen..... 51

Figure 35: Illustration of the ACPI Settings screen 52

Figure 36: Illustration of the S5 RTC Wake Settings screen..... 53

Figure 37: Illustration of CPU Configuration screen 54

Figure 38: Illustration of SATA Configuration screen 55

Figure 39: Illustration of PC Health Status screen 56

Figure 40: Illustration of Clock Generator Configuration screen 57

Figure 41: Illustration of OnBoard Device Configuration screen 58

Figure 42: Illustration of Chipset Settings screen..... 60

Figure 43: Illustration of DRAM Configuration screen 61

Figure 44: Illustration of Video Configuration screen..... 64

Figure 45: Illustration of PMU ACPI Configuration screen 66

Figure 46: Illustration of Other Control screen..... 66

Figure 47: Illustration of SDIO_CR Configuration screen..... 68

Figure 48: Illustration of Others Configuration screen 70

Figure 49: Illustration of Boot Settings screen..... 71

Figure 50: Illustration of Save & Exit screen..... 73

Lists of Tables

Table 1: Layout diagram description table of the EPIA-P910 mainboard.....	8
Table 2: Layout diagram description table of external I/O ports.....	11
Table 3: Gigabit Ethernet port pinout.....	12
Table 4: Gigabit Ethernet LED color definition.....	12
Table 5: USB 3.0 port pinout.....	13
Table 6: HDMI® port pinout.....	14
Table 7: VGA port pinout.....	15
Table 8: LVDS connector pinout.....	17
Table 9: SATA connector pinouts.....	18
Table 10: SATA power connector pinout.....	19
Table 11: KB/MS/LPC/GPIO/ SMBus combination pin header pinout.....	21
Table 12: Audio + USB + Front panel combination pin header pinout.....	23
Table 13: System/CPU fan connector pinout.....	24
Table 14: DC-In power connector pinout.....	25
Table 15: CMOS battery connector pinout.....	26
Table 16: SPI connector pinout.....	27
Table 17: CLEAR CMOS jumper settings.....	29
Table 18: Backlight power select jumper settings.....	31
Table 19: Panel Power Control jumper settings.....	32
Table 20: High Speed Extension Slot pinout.....	35
Table 21: EPIA-P910 pin header and connector vendor lists.....	83

1. Product Overview

The VIA EPIA-P910 Pico-ITX mainboard is a compact native x86 mainboard optimized for systems in embedded and multimedia applications. It can also be used for various domain applications such as medical PC, industrial PC, and etc. The mainboard is based on the VIA VX11H Media System Processor that features the VIA Chrome 645/640 DX11 with 2D/3D graphics and video accelerators for rich digital media performance.

The VIA EPIA-P910 mainboard has integrated HDMI® port, RJ-45, Dual USB 3.0 stack and typical VGA port. The I/O companion card P910-A and P910-B expansion card are two optional expansion connectors provided by EPIA-P910. The P910-A I/O companion card is connected through onboard pin headers carrying the front panel I/O such as audio Jack, 2 USB 2.0 Ports, LED indicator and power button. The P910-B expansion card provides Mini PCIe x1 slots, DVP connector, USB2.0, SDIO and Audio ports.

The VIA EPIA-P910 has a powerful, secure, and efficient VIA QuadCore processor. The VIA QuadCore processor includes the VIA AES Security Engine, VIA CoolStream™ Architecture and VIA PowerSaver™ Technology.

The VIA EPIA-P910 includes one 1333 MHz DDR3 SODIMM slot that support up to 8 GB memory size. The VIA EPIA-P910 provides support for high fidelity audio with its included VIA VT2021 High Definition Audio codec. In addition it supports two SATA 3.0 Gb/s storage devices and fully compatible with Microsoft® and Linux operating systems.

1.1. Key Features and Benefits

1.1.1. VIA QuadCore Processor

The VIA QuadCore is a 64-bit superscalar x86 quad core (Isaiah) processor combine on two dies. It is based on advanced 40 nanometer process technology packed into an ultra compact NanoBGA2 package measuring 21mm x 21mm. The VIA QuadCore processor delivers a superb performance on multi-tasking, multimedia playback, productivity and internet browsing in a low power budget. In addition, it is ideal for most of multi-display environment, and embedded system applications such as industrial PCs, test machines, measuring equipment, digital signage, medical PCs, monitoring systems, gaming machines, in-vehicle entertainment, etc.

1.1.2. VIA VX11H MSP Chipset

The VIA VX11H is the fourth generation, highly integrated Media System Processor which provides high quality digital video streaming and high definition video playback. It features the VIA Chrome™ 645/640 DX11 2D/3D graphics and video processor, High Definition video decoder supports DDR3 1333 controller and USB 3.0 interface.

The VIA VX11H offers superb-graphics performance, immersive visual experience, and supports DirectX 11.0 that allows realistic 3D rendering and increased visual acuity. The VIA VX11H is based on a highly sophisticated power efficient architecture that enables such rich integration into a compact package.

1.1.3. Expansion Option

The EPIA-P910 further proves its versatility by providing two expansion option connectors. P910-B expansion card uses a "PCIe, DVP, Audio, SDIO and USB 2.0 combinations board-to-board connector". The P910-B expansion card provides three PCIe x1 lanes, three USB 2.0, DVP, Audio and Secure Digital Input Output.

The P910-A I/O companion card is connected through onboard pin headers carrying the front panel I/O such as audio Jack, 2 USB 2.0 Ports, LED indicator and power button.

The companies using the EPIA-P910 with P910-A I/O companion card and P910-B expansion card obtain the maximum benefits and enable to slowly roll out upgrades as necessary instead of having to replace everything all at once.

1.2. Product Specifications

- **Processor**
 - VIA QuadCore 1.0+ GHz NanoBGA2
 - Supports 800MHz Front Side Bus
 - x86 and x64 compatible
 - 21 mm x 21 mm FCBGA
- **Chipset**
 - VIA VX11H MSP chipset
 - 33 mm x 33 mm FCBGA
- **Graphics**
 - Integrated VIA Chrome™ 645/640 DX11 2D/3D graphics and video processor
 - MPEG2, WMV9/VC1, H.264 Full HD video decoder
 - UMA supporting CRT/HDMI/LVDS
 - Optimized Unified Memory Architecture (UMA)
 - Support frame buffer size from 256MB to 512MB
- **System Memory**
 - 1 x SODIMM socket supporting DDR3 1333/1066 MHz
 - Supports up to 8 GB memory size
- **Onboard Peripherals**
 - **Serial ATA**
 - Supports up to two SATA 3.0 Gb/s
 - **Onboard LAN**
 - VIA VT6130 PCIe Gigabit Ethernet controller
 - **Onboard Audio**
 - VIA VT2021 High Definition Audio Codec
 - **Onboard Super I/O**
 - Fintek F81801U-I Super I/O controller
- **Onboard I/O Connectors**
 - 1 x KB/MS, LPC, SMBus and GPIO combination pin header connector
 - 1 x Front panel, Audio (Line-in/Line-out/Mic-in/SPDIF-out), USB 2.0 combination pin header connector
 - 3 x PCIe, 3 x USB 2.0, DVP and SDIO combination board-to-board connector for expansion card

- 1 x Single-channel 18/24-bit LVDS panel connector
- 2 x SATA connectors
- 1 x SATA power connector (with Y-cable for 2)
- 1 x System/CPU fan connector
- 1 x LVDS panel power selector jumper (5V/3.3V)
- 1 x LVDS backlight voltage selector jumper (5V/12V)
- 1 x SPI flash connector
- 1 x CMOS external battery connector
- 1 x DC-In power connector (+12V±5%)
- **Back Panel I/O**
 - 1 x Mini HDMI® port (Type C)
 - 1 x VGA port
 - 1 x GigaLAN port
 - 2 x USB 3.0 ports
- **BIOS**
 - AMI APTIO UEFI BIOS
 - 32 Mbits SPI flash memory
- **Supported Operating System**
 - Microsoft Windows 7
 - Microsoft Windows Embedded Standard/Compact 7
 - Linux
- **System Monitoring & Management**
 - Wake-on-LAN
 - Keyboard-Power-on
 - Timer-Power-on
 - System Power Management
 - AC power failure recovery
 - Watchdog Timer
- **Operating Conditions**
 - **Operating Temperature**
 - 0°C ~60°C
 - **Operating Humidity**
 - 0% ~ 95% (relative humidity; non-condensing)
- **Form Factor**
 - Pico-ITX

- 10 cm x 7.2 cm (12-layers)

- **Compliance**

- CE
- FCC
- BSMI
- RoHS

1.3. Layout Diagram




Figure 1: Layout diagram of the EPIA-P910 mainboard (top and bottom view)

Item	Description
1	JM1: Clear CMOS jumper
2	CN3: High Speed Extension Slot
3	SATA connector 2
4	PWR2: SATA power connector
5	SATA connector 1
6	CN2: Audio+USB 2.0+Front Panel combination pin header
7	CN1: KB/MS/LPC/GPIO/SMBus combination pin header
8	LVDS1: LVDS connector
9	JM3: Panel power selector
10	JM2: Backlight power selector
11	FAN1: System/CPU fan
12	VIA QuadCore
13	VX11H chipset
14	PWR1: DC-in power connector
15	SODIMM1: DDR3 SODIMM slot
16	J1: SPI connector
17	BAT1: CMOS battery connector

Table 1: Layout diagram description table of the EPIA-P910 mainboard

1.4. Product Dimensions




Figure 2: Mounting holes and dimensions of the EPIA-P910

1.5. Height Distribution




Figure 3: Height distribution of the EPIA-P910 mainboard

2. I/O Interface

The VIA EPIA-P910 has a wide selection of interfaces. It includes a selection of frequently used ports as part of the external I/O coastline.

2.1. External I/O Ports




Figure 4: External I/O ports

Item	Description
1	RJ1: Gigabit LAN port
2	USB1: USB 3.0 ports
3	USB2: USB 3.0 ports
4	HDMI1: Mini HDMI® port
5	VGA1: VGA port

Table 2: Layout diagram description table of external I/O ports

2.1.1. LAN port: Gigabit Ethernet

The integrated 8-pin Gigabit Ethernet port is using an 8 Position 8 Contact (8P8C) receptacle connector (commonly referred to as RJ45). The Gigabit Ethernet ports are controlled by VIA Fast Ethernet controller. The pinout of the Gigabit Ethernet port is shown below.

Pin	Signal
1	Signal pair 1+
2	Signal pair 1-
3	Signal pair 2+
4	Signal pair 3+
5	Signal pair 3-
6	Signal pair 2-
7	Signal pair 4+
8	Signal pair 4-

Table 3: Gigabit Ethernet port pinout




Figure 5: Gigabit Ethernet port pinout diagram

The RJ-45 port has two individual LED indicators located on the front side to show its Active/Link status and Speed status.

	Link LED (Left LED on RJ-45 connector)	Active LED (Right LED on RJ-45 connector)
Link Off	Off	Off
Speed_10Mbit	The LED is always On in either Green or Orange colors	Flash in Yellow color
Speed_100Mbit	The LED is always On in Green color	Flash in Yellow color
Speed_1000Mbit	The LED is always On in Orange color	Flash in Yellow color

Table 4: Gigabit Ethernet LED color definition

2.1.2. USB 3.0 Port

The EPIA-P910 mainboard provides two USB 3.0 ports, also known as SuperSpeed USB. The USB 3.0 port has a maximum data transfer rate up to 5 Gbps and offers a backwards compatible with previous USB 2.0 specifications. The USB 3.0 ports are using the USB Type-A receptacle connector. The pinout of the typical USB 3.0 port is shown below.




Figure 6: USB 3.0 port pinout diagram

Pin	Signal
1	+5V
2	Data-
3	Data+
4	GND
5	Rx-
6	Rx+
7	GND
8	Tx-
9	Tx+

Table 5: USB 3.0 port pinout

2.1.3. Mini HDMI® Port

The integrated 19-pin HDMI® port uses an HDMI® Type C connector as defined in the HDMI® specification. The HDMI® port is for connecting to HDMI® displays. The pinout of the Mini HDMI® port is shown below.




Figure 7: Mini HDMI® port pinout diagram

Pin	Signal	Pin	Signal
1	TMDS Data2 Shield	2	TMDS Data2+
3	TMDS Data2–	4	TMDS Data1 Shield
5	TMDS Data1+	6	TMDS Data1–
7	TMDS Data0 Shield	8	TMDS Data0+
9	TMDS Data0–	10	TMDS Clock Shield
11	TMDS Clock+	12	TMDS Clock–
13	DDC/CEC Ground	14	CEC
15	SCL	16	SDA
17	Reserved (N.C. on device)	18	+5V Power
19	Hot Plug Detect		

Table 6: HDMI® port pinout

2.1.4. VGA Port

The 15-pin VGA port uses a female DE-15 connector. The VGA port is for connecting to analog displays. The pinout of the VGA port is shown below.




Figure 8: VGA port pinout diagram

Pin	Signal	Pin	Signal
1	VGA-R	9	+5VCRT
2	VGA-G	10	Ground
3	VGA-B	11	NC
4	NC	12	VGA-SPD
5	Ground	13	VGA_HS
6	Ground	14	VGA_VS
7	Ground	15	VGA-SPCLK
8	Ground		

Table 7: VGA port pinout

2.2. Onboard Connectors

2.2.1. LVDS Connector

The mainboard has one 24-pin LVDS panel connector on the bottom side. The onboard LVDS panel connector allows to connect the panel's LVDS cable to support the single-channel 18-bit/24-bit display. Backlight controls are integrated into the LVDS panel connector pinout. The LVDS panel connector is labeled as "LVDS1". The pinout of the connector is shown below.




Figure 9: LVDS connector

Pin	Signal	Pin	Signal
1	LVDS0-	2	LVDS1-
3	LVDS0+	4	LVDS1+
5	GND	6	GND
7	PVDD2	8	LVDS2-
9	PVDD2	10	LVDS2+
11	LCD1_DATA	12	GND

13	LCD1_CLK	14	LVDSCLK+
15	GND	16	LVDSCLK-
17	VDD_BL	18	GND
19	VDD_BL	20	LVDS3-
21	BLN_1	22	LVDS3+
23	BAK_ADJ	24	GND

Table 8: LVDS connector pinout



Note:

LVDS1 supports 18/24 bits EDID LCD, please ensure your LCD do support EDID. For any request of None-EDID LCD, please contact sales for customized BIOS support

2.2.2. SATA Connectors

The two SATA connectors onboard can support up to 3 Gb/s transfer speeds. Both SATA connectors have a 7th pin¹ that can provide +5V power to a SATA Disk-on-Module (DOM). When a regular SATA hard drive is connected, the 7th pin will be a ground pin. The SATA connectors are labeled as “SATA1” and “SATA2”. The pinout of the SATA connectors are shown below.




Figure 10: SATA connectors

SATA1		SATA2	
Pin	Signal	Pin	Signal
1	GND	1	GND
2	STXP_0	2	STXP_1
3	STXN_0	3	STXN_1
4	GND	4	GND
5	SRXN_0	5	SRXN_1
6	SRXP_0	6	SRXP_1
7	GND/+5V	7	GND/+5V

Table 9: SATA connector pinouts



Note:

The SATA connector pin 7 default setting is GND. The +5V supports is a factory option.

2.2.3. SATA Power Connector

The onboard SATA power connector provides both +5V and +12V directly through the mainboard to the SATA drives. The SATA power connector is labeled as "PWR2". The pinout of the SATA power connector is shown below.




Figure 11: SATA power connector

Pin	Signal
1	+5V/1A
2	+12V/1A
3	GND

Table 10: SATA power connector pinout

2.2.4. KB/MS/LPC/GPIO/SMBus Combination Pin Header

The mainboard includes one KB, MS, LPC, GPIO and SMBus combination pin header block labeled as “CN1”. The combination pin header is for connecting KB, MS, LPC, General Purpose Input and Output and SMBus devices. The pinout of the pin header is shown below.




Figure 12: KB/MS/LPC/GPIO/ SMBus combination pin header

Pin	Signal	Pin	Signal
1	LAD3	2	GND
3	LAD2	4	SIO_CLK1
5	LAD1	6	PCCLK3
7	-LFRAME	8	-LDRQ0
9	LAD0	10	SERIRQ
11	-PCIRST	12	GND
13	SMBDT_+3.3V	14	SMBCK_+3.3V

15	+3.3V	16	+5V
17	-LID/GPI7	18	-INTB/GPIO8
19	-THRM/GPI9	20	-INTC/GPIO9
21	-EXTSMI/GPI5	22	GPI012/GPIO12
23	-BATLOW/GPI4	24	GPI032/GPIO32
25	GND	26	+5VSUS
27	KBDT	28	KBCK
29	MSDT	30	MSCK

Table 11: KB/MS/LPC/GPIO/ SMBus combination pin header pinout

2.2.5. Audio + USB 2.0 + Front Panel Combination Pin Header

The mainboard includes one USB 2.0, Front Panel and Audio combination pin header block labeled as “CN2”. The USB 2.0, front panel and audio combination pin header is used to enable up to three USB 2.0 ports and to connect the power switch, reset switch, power LED, suspend LED, HDD LED, case speaker, SPDIF out, Line-Out, Line-In and MIC-In jacks. The pinout of the pin header is shown below.




Figure 13: Audio + USB + Front panel combination pin header

Pin	Signal	Pin	Signal
1	GND	2	+5VSUSH1
3	USB_VD0-	4	USB_VD0+
5	USB_VD1-	6	USB_VD1+
7	USB_VD5-	8	USB_VD5+
9	GND	10	GND
11	+5V	12	+5VSUS
13	-HD_LED	14	-PWR_LED
15	PW_BN1-	16	GND
17	GND	18	SPEAK_BZ
19	RST_SW	20	GND
21	GND_AUD	22	LINER
23	MICIN_L	24	LINEL
25	MICIN_R	26	LINEOUT_R
27	SENSE_A	28	LINEOUT_L
29	SPDIF_TX0	30	GND

Table 12: Audio + USB + Front panel combination pin header pinout

2.2.6. System/CPU Fan Connector

The System/CPU fan connector onboard runs on +12V and maintain system/CPU cooling. The fan provides variable fan speeds controlled by the BIOS. The System/CPU fan connector is labeled as “FAN1”. The pinout of the system/fan connector is shown below.




Figure 14: System/CPU fan connector

Pin	Signal
1	FANIN1
2	+12V FAN
3	GND

Table 13: System/CPU fan connector pinout

2.2.7. DC-In Power Connector

The mainboard has an onboard DC-In 2-pin power connector to connect the DC-In power cable. The DC-In power connector is labeled as “PWR1”. The pinout of the DC-In power connector is shown below.




Figure 15: DC-In power connector

Pin	Signal
1	+12V
2	GND

Table 14: DC-In power connector pinout

2.2.8. CMOS Battery Connector

The mainboard is equipped with onboard CMOS battery connector used for connecting the external cable battery that provides power to the CMOS RAM. If disconnected all configurations in the CMOS RAM will be reset to factory defaults. The CMOS battery connector is labeled as "BAT1". The connector pinout is shown below.




Figure 16: CMOS battery connector

Pin	Signal
1	RTC_BAT
2	GND

Table 15: CMOS battery connector pinout

2.2.9. SPI Flash Connector

The mainboard has one 8-pin SPI flash connector. The SPI (Serial Peripheral Interface) flash connector is used to connect to the SPI BIOS programming fixture for updating the SPI flash ROM. The connector is labeled as “J1”. The pinout of the connector is shown below.




Figure 17: SPI connector

Pin	Signal
1	NC
2	NC
3	MSPIDO
4	MSPIDI
5	MSPICLK
6	MSPISSO
7	GND
8	SPIVCC

Table 16: SPI connector pinout

3. Jumpers

3.1. Clear CMOS Jumper

The onboard CMOS RAM stores system configuration data and has an onboard battery power supply. To reset the CMOS settings, set the jumper on pins 2 and 3 while the system is off. Return the jumper to pins 1 and 2 afterwards. Setting the jumper while the system is on will damage the mainboard. The default setting is on pins 1 and 2.




Figure 18: CLEAR CMOS jumper

Setting	Pin 1	Pin 2	Pin 3
Normal (default)	On	On	Off
Clear CMOS	Off	On	On

Table 17: CLEAR CMOS jumper settings


Note:

Except when clearing the RTC RAM, never remove the cap from the CLEAR_CMOS jumper default position. Removing the cap will cause system boot failure. Avoid clearing the CMOS while the system is on; it will damage the mainboard.

3.2. Backlight Power Select Jumper

The mainboard has a jumper that controls the input voltage delivered to the LVDS inverter connector. The jumper is labeled as “JM2”. The jumper settings are shown below.




Figure 19: Backlight power select jumper

Setting	Pin1	Pin2	Pin3
+12V (default)	On	On	Off
+5V	Off	On	On

Table 18: Backlight power select jumper settings

3.3. Panel Power Control Jumper

The mainboard has one jumper that control the voltage delivered to the LVDS panel connector. The jumper is labeled as “JM3”. The jumper settings are shown below.




Figure 20: Panel Power Control jumper

Setting	Pin1	Pin2	Pin3
+3.3V (default)	Off	On	On
+5V	On	On	Off

Table 19: Panel Power Control jumper settings

4. Expansion Slots

4.1. High Speed Extension Slot

The board-to-board slot labeled as “CN3” is a combination connector for connecting directly to the P910-B expansion card. The connector pinout supports PCIe, LAN, USB 2.0, Audio, SDIO and SIM.




Figure 21: High Speed Extension Slot

Pin	Signal	Pin	Signal
1	+5VSUS	2	+5VSUS
3	+5VSUS	4	+5VSUS
5	+5VSUS	6	+5VSUS
7	+12V	8	+12V
9	GND	10	GND
11	GND	12	GND
13	GND	14	GND
15	TVCLKRIN	16	MICIN2_R
17	SPDIF_TX1	18	MICIN2_L
19	MCVREF02	20	LINE2_R
21	SENSE_B	22	LINE2_L

23	GND	24	GND
25	FANCTL2	26	SPEAK_BZ
27	FANIN2	28	GPIO37
29	-PCIRST	30	-RING
31	RST_SW	32	SD_CLK/MMC_CLK
33	PW_BN1-	34	CR_CMD
35	-SUSC	36	CR_D7
37	-SUSB	38	CR_D6
39	-CR_CD	40	CR_D5
41	-CR_WPD	42	CR_D4
43	VCCCR	44	CR_D3
45	CR_PWSELS	46	CR_D2
47	CR_PWSEL	48	CR_D1
49	CR_PWOFF	50	CR_D0
51	GND	52	GND
53	-HD_LED	54	VREFOUT_E
55	-PWR_LED	56	DVPCLKN
57	LVDSPWM1	58	DVPCLKP
59	DVPSPCLK	60	DVP1DE
61	DVPSPD	62	DVP1HS
63	SMBDT	64	DVP1VS
65	SMBCK	66	DVP1D11
67	-PEREQ1	68	DVP1D10
69	-PEXWAKE	70	DVP1D9
71	-PEX4RST	72	DVP1D8
73	-PEX2RST	74	DVP1D7
75	-PEX1RST	76	DVP1D6
77	GND	78	DVP1D5
79	USBHP3-	80	DVP1D4
81	USBHP3+	82	DVP1D3
83	GND	84	DVP1D2
85	PEXR2+	86	DVP1D1
87	PEXR2-	88	DVP1D0
89	GND	90	GND
91	PETN2	92	USBHP4-
93	PETP2	94	USBHP4+
95	GND	96	GND
97	PE6CLK-	98	USBHP2-
99	PE6CLK+	100	USBHP2+

101	GND	102	GND
103	PEXRX0-	104	PEXRX4-
105	PEXRX0+	106	PEXRX4+
107	GND	108	GND
109	PETN0	110	PETN4
111	PETP0	112	PETP4
113	GND	114	GND
115	PE1CLK-	116	PE3CLK-
117	PE1CLK+	118	PE3CLK+
119	GND	120	GND

Table 20: High Speed Extension Slot pinout

4.2. DDR3 SODIMM Memory Slot

The mainboard provides one 204-pin DDR3 SODIMM slot that supports non-ECC DDR3 1600/1333/1066 SODIMM memory modules. The memory slot can accommodate up to 8 GB of DDR3 1600/1333/1066 memory. The memory slot is labeled as “SODIMM1”. The location of the DDR3 memory slot is shown below.




Figure 22: DDR3 SODIMM memory slot

4.2.1. Installing a Memory Module

Step 1

Align the notch on the SODIMM memory module with the protruding wedge on the SODIMM memory slot. Insert the SODIMM memory module at a 30 degree angle relative to the SODIMM memory slot.




Figure 23: Inserting the memory module

Step 2

Insert the SODIMM memory module between the two rows of pins. Then push down until the locking clips lock the SODIMM memory module into place. There will be a slight tension as the SODIMM memory module is being locked.




Figure 24: Locking the memory module

Step 3

Install the memory thermal pad on the top of the DRAM memory module.




Figure 25: Installing memory thermal pad

The memory thermal pad is used for transferring the heat dissipation of memory to the thermal plate or bottom plate to attain memory cooling, and to ensure the operating temperature of the memory module should not exceed to 85°C. This helps to prevent damage of the memory module. The memory thermal pad to be used is requires a certain thickness in order to make contact with the memory thermal plate or bottom plate to excellently disperse the heat.



Important:

1. The customer/user should consider using the memory thermal pad and adding memory thermal plate or bottom plate on their chassis design.
2. The memory thermal plate/bottom plate material to be used should have an excellent thermal conductivity. Avoid using plastic or rubber materials.
3. The thickness of memory thermal pad should be based on customer's design. However, the minimum value of thermal conductivity K (W/m.k) is 1.5 and the maximum of hardness is 5 (Shore A).

4.2.2. Removing a Memory Module

Step 1

To disengage the locking clips, push the locking clips horizontally outward away from the SODIMM memory module.




Figure 26: Disengaging the SODIMM locking clips

Step 2

When the locking clips have cleared, the SODIMM memory module will automatically pop up to the 30 degree angle. Remove the memory module.




Figure 27: Removing the memory module

5. Hardware Installation

5.1. Installing the P910-A Companion Card (optional)

The optional P910-A companion card is connected through CN1 & CN2 pin headers. Align and attach the board-to-board connector on the bottom of P910-A with the CN1 and CN2 blocks on the EPIA-P910 mainboard.




Figure 28: Connecting P910-A companion card



Note:

The P910-A companion card is for project based enquiries only. Please contact sales for detailed information.

5.2. Installing the P910-B Expansion Card (optional)

Align the High Speed Extension Slot (CN3) on the EPIA-P910 with the CN2 board-to-board female connector on the P910-B expansion card. Then gently insert the CN2 connector into the CN3 connector until the CN2 connector is fully inserted.




Figure 29: Installing the P910-B expansion card



Note:

The P910-B expansion card is for project based enquiries only. Please contact sales for detailed information.

5.3. Installing into a Chassis

The EPIA-P910 can be fitted into any chassis that has the mounting holes compatible with the standard Pico-ITX mounting hole locations. Additionally, the chassis must meet the minimum height requirements for specified areas of the mainboard. If an expansion card (P910-B) is being used, the chassis will need to accommodate the additional space requirements.

5.3.1. Suggested minimum chassis dimensions

The figure below shows the suggested minimum space requirements that a chassis should have in order to work well with the EPIA-P910.




Figure 30: Suggested minimum chassis dimensions

Each side of the mainboard should have a buffer zone from the internal wall of the chassis. The side of the mainboard that accommodates the I/O coastline should have a buffer of 1.00 mm. The side on the opposite end of the I/O coastline should have a buffer of at least 5.00 mm. The two sides adjacent to the I/O coastline should have at least a 10.00 mm buffer.

For the side that is close to the High Speed Extension Slot (CN3), the buffer should be at least 102.00 mm if the P910-B expansion card will be used.

5.3.2. Suggested minimum chassis height

The figure below shows the suggested minimum height requirements for the internal space of the chassis. It is not necessary for the internal ceiling to be evenly flat. What is required is that the internal ceiling height must be strictly observed for each section that is highlighted.




Figure 31: Suggested minimum internal chassis ceiling height



Note:

In getting the minimum height requirements for internal space of the chassis, it is required to consider the heights of the connectors (such as SPI connector, CMOS battery connector and DDR3 SODIMM slot) on the bottom side of the EPIA-P910 mainboard.

5.3.3. Suggested keepout areas

The figure below shows the areas of the mainboard that is highly suggested to leave unobstructed.




Figure 32: Suggested keepout areas

6. BIOS Setup Utility

6.1. Entering the BIOS Setup Utility

Power on the computer and press **Delete** during the beginning of the boot sequence to enter the BIOS Setup Utility. If the entry point has passed, restart the system and try again.

6.2. Control Keys

Up	Move up one row
Down	Move down one row
Left	Move to the left in the navigation bar
Right	Move to the right in the navigation bar
Enter	Access the highlighted item / Select the item
Esc	Jumps to the Exit screen or returns to the previous screen
+¹	Increase the numeric value
-¹	Decrease the numeric value
F1	General help ²
F2	Previous value
F3	Load optimized defaults
F4	Save all the changes and exit



Note:

1. Must be pressed using the 10-key pad.
2. The General help contents are only for the Status Page and Option Page setup menus.

6.3. Getting Help

The BIOS Setup Utility provides a “**General Help**” screen. This screen can be accessed at any time by pressing **F1**. The help screen displays the keys for using and navigating the BIOS Setup Utility. Press **Esc** to exit the help screen.

6.4. System Overview

The System Overview screen is the default screen that is shown when the BIOS Setup Utility is launched. This screen can be accessed by traversing the navigation bar to the “Main” label.




Figure 33: Illustration of the Main menu screen

6.4.1. BIOS Information

The content in this section of the screen shows the information about the vendor, the Core version, UEFI specification version, the project version and date & time of the project build.

6.4.2. Memory Information

This section shows the amount of memory that is installed on the hardware platform.

6.4.3. System Language

This option allows the user to configure the language that the user wants to use.

6.4.4. System Date

This section shows the current system date. Press **Tab** to traverse right and **Shift+Tab** to traverse left through the month, day, and year segments. The **+** and **-** keys on the number pad can be used to change the values. The weekday name is automatically updated when the date is altered. The date format is [Weekday, Month, Day, Year].

6.4.5. System Time

This section shows the current system time. Press **Tab** to traverse right and **Shift+Tab** to traverse left through the hour, minute, and second segments. The **+** and **-** keys on the number pad can be used to change the values. The time format is [Hour : Minute : Second].

6.5. Advanced Settings

The Advanced Settings screen shows a list of categories that can provide access to a sub-screen. Sub-screen links can be identified by the preceding right-facing arrowhead.




Figure 34: Illustration of the Advanced Settings screen

The Advanced Settings screen contains the following links:

- ACPI Settings
- S5 RTC Wake Settings
- CPU Configuration
- SATA Configuration
- F81801 H/W Monitor
- Clock Generator Configuration
- Onboard Configuration

6.5.1. ACPI Settings

ACPI grants the operating system direct control over system power management. The ACPI Configuration screen can be used to set a number of power management related functions.




Figure 35: Illustration of the ACPI Settings screen

6.5.1.1. Enable Hibernation

Enable/disable system ability to Hibernate.

6.5.1.2. ACPI Sleep State

Select the highest ACPI sleep state the system will enter when the SUSPEND button is selected. Available options are: Suspend Disabled / S1(CPU Stop Clock) / S3 (Suspend to RAM) / Both S1 and S3 available for OS to choose.

6.5.2. S5 RTC Wake Settings




Figure 36: Illustration of the S5 RTC Wake Settings screen

6.5.2.1. Wake system with Fixed Time

Enable or disable system wake on alarm event. When enabled, system will wake on the hr:min:sec specified.

6.5.2.2. Wake system with Dynamic Time

Enable or disable Wake system with Dynamic Time.

6.5.3. CPU Configuration

The CPU Configuration screen shows detailed information about the built-in processor. In addition to the processor information, the thermal controls can be set.



Figure 37: Illustration of CPU Configuration screen

6.5.3.1. TM3

The TM3 Function has two settings: Disabled and Enabled. When the setting is changed to "Disabled", the CPU's built-in thermal sensor will not function. When the setting is changed to "Enabled", the thermal sensor will automatically adjust the CPU ratio and V CORE to prevent the CPU from overheating.

6.5.4. SATA Configuration

The SATA Configuration screen allows the user to view and configure the settings of the SATA configuration settings.



Figure 38: Illustration of SATA Configuration screen

6.5.4.1. SATA Mode

This option allows the user to manually configure SATA controller for a particular mode.

IDE Mode

Set this value to change the SATA to IDE mode.

AHCI Mode

Set this value to change the SATA to AHCI mode.

6.5.5. PC Health Status

The PC Health Status screen has no editable fields. The system temperature is taken from an optional sensor that is connected to the J5 pin header.



Figure 39: Illustration of PC Health Status screen

6.5.5.1. Fan Turbo Mode

This option allows the user to Enable or Disable Fan Turbo Mode.

6.5.6. Clock Generator Configuration

The Clock Generator Configuration screen enables access to the Spread Spectrum Setting feature.




Figure 40: Illustration of Clock Generator Configuration screen

6.5.6.1. CPU Spread Spectrum

The Spread Spectrum Setting feature enables the BIOS to modulate the clock frequencies originating from the mainboard. The settings are in percentages of modulation. Higher percentages result in greater modulation of clock frequencies. This feature has 3 options: Disable, +0.25% and -0.5%.

6.5.6.2. PCIe Spread Spectrum

Select PCIe Spread Spectrum. This feature has 2 options: Disable and -0.5%.

6.5.7. OnBoard Device Configuration

The OnBoard Device Configuration screen has the following features.



Figure 41: Illustration of OnBoard Device Configuration screen

6.5.7.1. OnBoard LAN Enable

The OnBoard LAN Enable feature determines whether the onboard LAN controller will be used or not.

6.5.7.2. EuP/ErP Lot6 support

The EuP/ErP Lot6 Support feature enables the BIOS to reduce the power draw to less than 1W when the system is in standby mode. This feature has two options: enabled and disabled.

6.5.7.3. S5 Wakeup On LAN

The S5 Wakeup On LAN feature enables the BIOS to allow remote wake-up from the S5 power off state through the PCI bus.

6.5.7.4. 1CH LVDS Backlight Control

Backlight Control

The Backlight Control feature control by VX11H enables the user to control the brightness of the 1CH LVDS backlight. This feature has six options.

Level

0%, 20%, 40%, 60%, 80% and 100%.

6.5.7.5. 2CH LVDS Backlight Control

Backlight Control

The Backlight Control feature control by VX11H enables the user to control the brightness of the 2CH LVDS backlight. This feature has six options.

Level

0%, 20%, 40%, 60%, 80% and 100%.

6.6. Chipset Settings

The Chipset Settings screen shows a list of categories that can provide access to a sub-screen. Sub-screen links can be identified by the preceding right-facing arrowhead.



Figure 42: Illustration of Chipset Settings screen

The Chipset Settings screen contains the following links:

- DRAM Configuration
- Video Configuration
- PMU-ACPI Configuration
- SDIO_CR Configuration
- Others Configuration

6.6.1. DRAM Configuration

The DRAM Configuration screen has two features for controlling the system DRAM. All other DRAM features are automated and cannot be accessed.




Figure 43: Illustration of DRAM Configuration screen

6.6.1.1. DRAM Clock

The DRAM Clock option enables the user to determine how the BIOS handles the memory clock frequency. The memory clock can either be dynamic or static. This feature has eleven options.

By SPD

By SPD option enables the BIOS to select a compatible clock frequency for the installed memory.

400 MHz

The 400 MHz option forces the BIOS to be fixed at 800 MHz for DDR3 memory modules.

533 MHz

The 533 MHz option forces the BIOS to be fixed at 1066 MHz for DDR3 memory modules.

566 MHz

The 566 MHz option forces the BIOS to be fixed at 1132 MHz for DDR3 memory modules.

600 MHz

The 600 MHz option forces the BIOS to be fixed at 1200 MHz for DDR3 memory modules.

633 MHz

The 633 MHz option forces the BIOS to be fixed at 1266 MHz for DDR3 memory modules.

667 MHz

The 667 MHz option forces the BIOS to be fixed at 1334 MHz for DDR3 memory modules.

700 MHz

The 700 MHz option forces the BIOS to be fixed at 1400 MHz for DDR3 memory modules.

733 MHz

The 733 MHz option forces the BIOS to be fixed at 1466 MHz for DDR3 memory modules.

766 MHz

The 766 MHz option forces the BIOS to be fixed at 1532 MHz for DDR3 memory modules.

800 MHz

The 800 MHz option forces the BIOS to be fixed at 1600 MHz for DDR3 memory modules.

6.6.1.2. VGA Share Memory (Frame Buffer)

The VGA Share Memory feature enables the user to choose the amount of the system memory to reserve for use by the integrated graphics controller. The selections of memory amount that can be reserved are 256MB and 512MB.

6.6.2. Video Configuration

The Video Configuration screen has features for controlling the integrated graphics controller in the VX11H chipset.



Figure 44: Illustration of Video Configuration screen

6.6.2.1. Select Display Device Control

Available selections are: Auto and Manual.

6.6.2.2. Select Display Device 1 and 2

The Select Display Device feature enables the user to choose a specific display interface. This feature has four options: CRT, LCD, LCD2 and HDMI. If both Select Display Device 1 and Select Display Device 2 are set to the same interface, then any display device connected to the other interface will not function. For example, if both Select Display 1 and 2 are set to CRT, then no data will be sent to the HDMI, LCD and LCD2 port.

6.6.2.3. Panel Type

The Panel Type feature enables the user to specify the resolution of the display being used with the system. The panel types are predefined in the VGA VBIOS.

Panel Type	Resolution		Panel Type	Resolution
00	640 × 480		08	800 × 480
01	800 × 600		09	1024 × 600
02	1024 × 768		10	1366 × 768
03	1280 × 768		11	1600 × 1200
04	1280 × 1024		12	1680 × 1050
05	1400 × 1050		13	1920 × 1200
06	1440 × 900		14	1920 × 1080
07	1280 × 800		15	1024 × 576

6.6.2.4. Panel Type2

The Panel Type feature enables the user to specify the resolution of display 2 being used with the system. The panel types are predefined in the VGA VBIOS.

Panel Type	Resolution		Panel Type	Resolution
00	640 × 480		08	800 × 480
01	800 × 600		09	1024 × 600
02	1024 × 768		10	1366 × 768
03	1280 × 768		11	1600 × 1200
04	1280 × 1024		12	1680 × 1050
05	1400 × 1050		13	1920 × 1200
06	1440 × 900		14	1920 × 1080
07	1280 × 800		15	1024 × 576

6.6.3. PMU_ACPI Configuration

The PMU_ACPI Configuration screen can be used to set a number of power management related functions.



Figure 45: Illustration of PMU_ACPI Configuration screen

6.6.3.1. Other Control



Figure 46: Illustration of Other Control screen

6.6.3.1.1. AC Loss Auto-restart

AC Loss Auto-restart defines how the system will respond after AC power has been interrupted while the system is on. There are three options.

Power Off

The Power Off option keeps the system in an off state until the power button is pressed again.

Power On

The Power On option restarts the system when the power has returned.

Last State

The Last State option restores the system to its previous state when the power was interrupted.

6.6.3.1.2. USB S4 WakeUp

The USB S4 WakeUp enables the system to resume through the USB device port from S4 state. There are two options: "Enabled" or "Disabled".

6.6.4. SDIO_CR Configuration

The SDIO_CR Configuration screen can be used to set SDIO_CR configuration parameters.



Figure 47: Illustration of SDIO_CR Configuration screen

6.6.4.1. SDIO Host Controller

Available selections are: Enabled and Disabled.

6.6.4.2. SDIO Specification Ver3.0 Support

Available selections are: Enabled and Disabled.

6.6.4.3. Voltage Support 1.8v

Available selections are: Enabled and Disabled.

6.6.4.4. High Speed Support

Available selections are: Enabled and Disabled.

6.6.4.5. Driver Type Select

Available selections are: Type A, Type B, Type C and Type D.

6.6.4.6. SDR50 Support

Available selections are: Enabled and Disabled.

6.6.4.7. SDR104 Support

Available selections are: Enabled and Disabled.

6.6.4.8. DDR50 Support

Available selections are: Enabled and Disabled.

6.6.4.9. SDR50 Tuning Enable

Available selections are: Enabled and Disabled.

6.6.4.10. Timer Count for Re-Tuning

Available selections are: 1 seconds, 2 seconds, 4 seconds, 8 seconds, 16 seconds, 32 seconds, 64 seconds, 120 seconds, 256 seconds, 512 seconds, 1024 seconds and get information from other source.

6.6.4.11. Card Reader Host Controller 0

Available selections are: Enabled and Disabled.

6.6.5. Others Configuration

The Others Configuration screen can be used to set Watchdog Timer Configuration and Keyboard/Mouse Wakeup Configuration.




Figure 48: Illustration of Others Configuration screen

6.6.5.1. WATCHDOG Timer Enable

When this feature is enabled, an embedded timing device automatically prompts corrective action upon system malfunction detection.

6.6.5.2. Keyboard/Mouse Wakeup Control

When this feature is enabled, pressing any key of the keyboard or moving the mouse can wake up the system from suspend.

6.7. Boot Settings

The Boot Settings screen has a single link that goes to the **Boot Configuration** and **Boot Option Priorities** screens.




Figure 49: Illustration of Boot Settings screen

6.7.1. Boot Configuration

The Boot Settings Configuration screen has several features that can be run during the system boot sequence.

6.7.1.1. Quiet Boot

The Quiet Boot feature hides all of the Power-on Self Test (POST) messages during the boot sequence. Instead of the POST messages, the user will see an OEM logo. This feature has two options: enabled and disabled.

6.7.2. Boot Option Priorities

The Boot Option Priorities screen lists all bootable devices.

6.7.2.1. Launch PXE OpROM policy

Do not launch

Prevent the option for Legacy Network Device.

Legacy only

Allow the option for Legacy Network Device.

6.8. Save & Exit

The Save & Exit Configuration screen has the following features:




Figure 50: Illustration of Save & Exit screen

6.8.1. Save Changes and Exit

Save all changes to the BIOS and exit the BIOS Setup Utility. The “F10” hotkey can also be used to trigger this command.

6.8.2. Discard Changes and Exit

Exit the BIOS Setup Utility without saving any changes. The “Esc” hotkey can also be used to trigger this command.

6.8.3. Save Changes and Reset

Save all changes to the BIOS and reboot the system. The new system configuration parameters will take effect.

6.8.4. Discard Changes and Reset

This command reverts all changes to the settings that were in place when the BIOS Setup Utility was launched. The "F7" hotkey can also be used to trigger this command.

6.8.5. Save Options

Save Changes done so far to any of the setup options.

6.8.6. Save Changes

Save system configuration and continue. For some of the options it required to reset the system to take effect.

6.8.7. Discard Changes

Undo the previous changes.

6.8.8. Restore Defaults

Restore default values for all setup options.

7. Driver Installation

7.1. Microsoft Driver Support

The VIA EPIA-P910 mainboard is compatible with Microsoft operating systems. The latest Windows drivers can be downloaded from the VEPD website at www.viaembedded.com.

For embedded operating systems, the related drivers can be found in the VIA Embedded website at www.viaembedded.com.

7.2. Linux Driver Support

The VIA EPIA-P910 mainboard is highly compatible with many Linux distributions.

Support and drivers are provided through various methods including:

- Drivers provided by VIA
- Using a driver built into a distribution package
- Visiting www.viaembedded.com for the latest updated drivers
- Installing a third party driver (such as the ALSA driver from the Advanced Linux Sound Architecture project for integrated audio)

For OEM clients and system integrators developing a product for long term production, other code and resources may also be made available. Contact VEPD to submit a request.

Appendix A.

Power Consumption Report

Power consumption tests were performed on the VIA EPIA-P910. The following tables represent the breakdown of the voltage, ampere and wattage values while running common system applications.

A.1. EPIA-P910-10Q

The tests were performed based on the following additional components:

- **CPU:** VIA Eden X4 U4650@1.0+ GHz
- **Chipset:** VX11H_A0
- **Memory:** Transcend TS512MSK64V3N-I/4GB
- **HDD SATA:** Hitachi HTS545050B9A300 500GB +5V/700mA (#IST59)
- **Power supply:** FSP GROUP INC.

MODEL NO. FSP060-DBAB1

AC Input: 100-240V~1.5A,50-60Hz

DC Output: 12.0V =5.0A MAX 60W

- **Operating System:** Windows 7 + SP1 x64

A.1.1. Burn-in 3DMark06, 1280 x 1024 (Demo mode) Quad Core 1.0+GHz [Enable PMON]

Test Condition	Volts	Amperes	Watts
Maximum	11.93	2.64	31.50
Average	11.93	1.75	20.88
Minimum	11.93	1.23	14.67

A.1.2. Burn-in 3DMark06, 1280 x 1024 (Demo mode) Quad Core 1.0+GHz [Disable PMON]

Test Condition	Volts	Amperes	Watts
Maximum	12.03	1.96	23.58
Average	12.03	1.49	17.92
Minimum	12.03	1.10	13.23

A.1.3. PassMark Burn-in (CPU usage = 100%) Quad Core 1.0+GHz [Enable PMON]

Test Condition	Volts	Amperes	Watts
Maximum	11.69	3.14	36.71
Average	11.69	2.88	33.67
Minimum	11.69	2.62	30.63

A.1.4. PassMark Burn-in (CPU usage = 100%) Quad Core 1.0+GHz [Disable PMON]

Test Condition	Volts	Amperes	Watts
Maximum	11.87	2.47	29.32
Average	11.87	2.25	26.71
Minimum	11.87	2.01	23.86

A.1.5. Power DVD 10.0 to Player H.264 1080P Movie Quad Core 1.0+GHz [Enable PMON] Enable H/W Acceleration

Test Condition	Volts	Amperes	Watts
Maximum	12.05	2.56	30.85
Average	12.05	1.38	16.23
Minimum	12.05	1.18	14.22

A.1.6. Power DVD 10.0 to Player H.264 1080P Movie Quad Core 1.0+GHz [Disable PMON] Enable H/W Acceleration

Test Condition	Volts	Amperes	Watts
Maximum	12.11	2.00	24.22
Average	12.11	1.20	14.53
Minimum	12.11	1.06	12.84

A.1.7. Power DVD 10.0 to Player MPEG2 1080P Movie Quad Core 1.0+GHz [Enable PMON] Enable H/W Acceleration

Test Condition	Volts	Amperes	Watts
Maximum	12.02	2.62	31.49
Average	12.02	1.60	19.23
Minimum	12.02	1.20	14.42

A.1.8. Power DVD 10.0 to Player MPEG2 1080P Movie Quad Core 1.0+GHz [Disable PMON] Enable H/W Acceleration

Test Condition	Volts	Amperes	Watts
Maximum	12.06	2.17	26.17
Average	12.06	1.39	16.76
Minimum	12.06	1.06	12.78

A.1.9. Idle at Windows 7 x64 Quad Core 1.0+GHz [Enable PMON]

Test Condition	Volts	Amperes	Watts
Maximum	12.09	1.40	16.93
Average	12.09	1.13	13.66
Minimum	12.09	1.06	12.82

A.1.10. Idle at Windows 7 x64 Quad Core 1.0+GHz [Disable PMON]

Test Condition	Volts	Amperes	Watts
Maximum	12.16	1.56	18.97
Average	12.16	0.99	12.04
Minimum	12.16	0.91	11.07

A.1.11. Suspend S1 Quad Core 1.0+GHz [Enable PMON]

Test Condition	Volts	Amperes	Watts
Maximum	12.22	0.668	8.16
Average	12.22	0.661	8.08
Minimum	12.22	0.652	7.97

A.1.12. Suspend S1 Quad Core 1.0+GHz [Disable PMON]

Test Condition	Volts	Amperes	Watts
Maximum	12.23	0.62	7.58
Average	12.23	0.61	7.46
Minimum	12.23	0.60	7.34

Appendix B. Pin Header and Connector Vendor Lists

The following tables listed the pin headers and connectors vendor lists of EPIA-P910 mainboard.

B.1. EPIA-P910 Mainboard

Label	Function	Pins	Vendor	Part No.
CN3	High Speed Extension Slot	120	SAMTEC	ERF8-060-01-L-D-EM2-TR
CN1	KB/MS/LPC/GPIO/SMBus combination pin header	30	PINREX	232-97-15GBEB
CN2	Audio+USB 2.0+Front Panel combination pin header	30	PINREX	232-97-15GBEB
LVDS1	LVDS connector	24	ACES	87216-2416-06
JM2	Backlight power selector	3	Neltron	2199SA-03G-301523
JM3	Panel power selector	3	Neltron	2199SA-03G-301523
J1	SPI connector	8	Neltron	1600S-08-SM-TR
JM1	Clear CMOS jumper	3	Neltron	2199SA-03G-301523
BAT1	CMOS battery connector	2	Neltron	1251R-02-SM1-TR-F5
PWR2	SATA power connector	3	Neltron	2317SEH-03
PWR1	DC-in power connector	2	Neltron	2317SJ-02-F4
FAN1	System/CPU fan	3	Neltron	1251S-03-SM1-TR-F5

Table 21: EPIA-P910 pin header and connector vendor lists